Introduction
The silicon nanowire FET (SNWFET) is considered to be the most desired candidates from the viewpoint of outstanding scalability, excellent gate controllability and short channel effect immunity [1] , [2] . Most of SNWFETs are fabricated with top-down technology on Si-On-Insulator (SOI) wafers or bulk-Silicon wafers [1] - [3] . Although SNWFETs on SOI have benefits in electrical performance [4] , many SNWFETs are fabricated on bulk-Silicon to reduce the production cost. In the process of SNWFETs on bulk-Silicon, the additional channel should be made inevitably in the bottom silicon. This bottom transistor may contribute the current enhancement, but its amount is normally smaller than that of the intrinsic nanowire channel. In the view point of capacitance characteristics, however, the bottom channel results in significant parasitics due to capacitance between gate and bulk.
In this paper, we analyze the effect of bottom channel on the current and capacitance characteristics in the SNWFET on bulk-Silicon and investigate how to reduce the parasitic capacitance using the numerical simulation. Figure 1 shows a schematic cross-section of SNWFET. Since the gate-all-around nanowire channel is putting up on the bulk Silicon, there are a channel surrounded by the gate and a channel forming on the surface of bottom silicon. The nanowire channel is made of intrinsic silicon with a diameter of 20nm and a circumference width of 64 nm. It is surrounded by the silicon dioxide with a thickness of 3.3 nm and the TiN gate. Donor concentration for the source/drain (S/D) region is 10 20 cm -3 and the SiGe layer with thickness of 40 nm is placed between the S/D region and the bottom silicon. The essential features of the used device consist of growing Si/SiGe layer on bulk Silicon are reported in detail in [1] .
Structure features of SNWFET and simulation method.
For these SNWFETs, the current-voltage characteristics were measured using the semiconductor parameter analyzer and the capacitance-voltage characteristics were measured using the LCR meter with the grounded S/D terminal and the opened bulk terminal [2] . We also perform the numerical simulation by nonequilibrium green function (NEGF) approach with coupled mode space (CMS) method since it has been favored when considering quantum mechanics effects on ultra small devices [5] . ) and low subthreshold swing (~70 mV/dec) indicating excellent gate controllability. In the capacitance-voltage characteristics, however, abnormal kink is observed at V G = 0.85 V regardless of the gate length. This is attributed to the turn-on effect of the bottom transistor. As shown in Fig. 1 , the electron channel is formed through not only the nanowire but also the bottom silicon. The bottom transistor is turned on by the gate bias when the energy barrier of SiGe layer is low enough for electrons to surmount the energy barrier. To investigate this effect more clearly, we carry out the numerical simulation as shown in Fig 3. In the current-voltage characteristics, the drain current of bottom transistor is much lower than that of nanowire transistor although the bottom channel is sufficiently formed. The total drain current is almost same as the nanowire drain current. On the contrary, the bottom channel capacitance appears remarkably at the capacitance-voltage characteristics. The gate capacitance C gsd starts to increase near V G = 0.4 V by turning on the nanowire transistor. After V G = 0.85 V, the bottom transistor is also turned on and C gsd becomes sum of the nanowire channel capacitance and the bottom channel capacitance. Since there is the energy difference of conduction band between the S/D region and the SiGe layer, electrons from S/D are blocked by the energy barrier and cannot be injected to the bottom silicon. As the gate bias sufficiently increases, the energy barrier of SiGe layer lowers and the bottom channel plays a role as a parasitic capacitance.
It is unavoidable to fabricate SNWFET on the bulk-Si in the cost effective way. To analyze C-V characteristics of intrinsic nanowire channel, it is required to reduce the parasitic capacitance of bottom channel.
B. Methods to reduce the parasitic capacitance
Basic concept of reducing the bottom capacitance is to shift the turn-on voltage of bottom transistor by prohibiting electrons from accumulating at the SiGe layer. First, we change the spacing between SiGe layer and gate electrode (T S ) which affects the gate controllability to electron accumulation at SiGe layer (Fig 4) . It turns out that increasing T S results in decreasing the gate controllability, thus it cause the increase in turn-on voltage of bottom transistor. The level of normalized total capacitance is also decreased with increasing T S but it is attributed to decreasing overlap capacitances. As shown in Fig.  5 , increasing T S reduces the overlap capacitance (C ov ) among S/D region, SiGe layer and gate electrode, but it has nothing to do with the nanowire capacitance. Therefore, controlling the spacing between SiGe layer and gate electrode, i.e., gate trimming process is effective to reduce both bottom and overlap capacitances.
Another method of suppressing the bottom capacitance is enhancing the p-type doping concentration of SiGe layer. This method is effective when the gate trimming technique (increasing T S ) is not available. Since the turn-on voltage of A b s t r a c t s o f t h e 2 0 1 1 I n t e r n a t i o n a l C o n f e r e n c e o n S o l i d S t a t e D e v i c e s a n d M a t e r i a l s , N a g o y a , 2 0 1 1 , p p 4 6 6 -4 6 7   P -1 3 -2 bottom transistor is determined by the point of populating electrons in SiGe layer, inducing acceptors to SiGe layer causes increasing the turn-on voltage. Figure 6 shows the normalized gate capacitance as a function of p-type (BF 2 ) doping concentration. As the doping concentration increases, the turn-on voltage increases (inset of Fig. 6 ) and the bottom capacitance becomes suppressed. As shown in Fig. 7 , moreover, the drain current flowing through bottom channel is almost eliminated with high doping concentration in SiGe layer. Therefore, total current and capacitance at this situation is very close to those of SNWFET on SOI.
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Conclusion
We have analyzed the effect of bottom channel on the current and capacitance characteristics in the SNWFET on bulk-Si. Although the bottom channel insignificantly contributes to the drain current, it causes parasitic capacitance and distorts the capacitance characteristics of intrinsic nanowire when gate bias is large enough to turn on the bottom transistor. To reduce bottom capacitance, we have proposed two methods, the gate trimming technique and the SiGe doping technique. These methods prohibit electrons from accumulating at the SiGe layer, thus increase the turn-on voltage of bottom transistor. With the SiGe doping technique, we cost-effectively fabricate SNWFET on bulk-Si instead of on SOI while anticipating the similar performance of SNWFET on SOI. 
